Abstract-The requirement for high-voltage gain step-up dc-dc converters is increasingly becoming important in many modern power supply applications. They are an essential power conversion stage in systems, such as grid-connected renewables and electric vehicles. Unfortunately, achieving a low cost, high efficiency, power dense, step-up converter with high-voltage gain is not a trivial task; yet they are highly desirable when aiming for a green power supply solution. For this reason, this paper presents a new nonisolated interleaved dc-dc boost converter with zero voltage switching. The proposed converter is designed around a coupled inductor with an active-clamping circuit arrangement to recycle the coupled inductor leakage energy and reduce the voltage stress on the semiconductor devices. The lack of isolation transformer improves the power density of the system. Likewise, the interleaved circuit allows for high efficiency over a broad range of operating conditions. The theoretical behavior of the power converter is fully described, and the performance of the circuit is validated through experimental results. Importantly, the circuit is capable of achieving >10× voltage gains without the need to apply extreme modulation signals to the pulse width modulation circuit.
(PWM) controlled topologies for voltage step-up. However, these converters typically have to operate under extreme duty ratios to achieve high-voltage gains. As a consequence, significant voltage and current stresses are incurred by the converter devices and poor dynamic characteristics can result in the controlled output response. Furthermore, the output diodes often sustain short, but high amplitude, current pulses due to the narrow turn OFF time, which can induce reverse recovery loss [7] , [8] . The power device rating increases as the output voltage increases, resulting in conduction losses, which also degrade the efficiency. Rather than a conventional single stage boost converter, a cascade boost converter is an attractive solution to enlarge the voltage gain without an extreme duty ratio operation. However, the controllers must be synchronized and the stability of the converter can be of concern [9] . In addition, the second stage may experience severe reverse recovery related losses in high-power applications. Furthermore, the energy has to be converted twice, which obviously has an impact on overall efficiency.
Magnetically coupled converters, such as forward, flyback [10] , [11] , push full [12] , and full bridge converters [13] , can achieve high-voltage gain by carefully selecting the turns ratio of the high-frequency transformer. However, the transformer leakage inductance can induce additional voltage stress and increase the switching losses. To go some way to mitigating these effects, energy recycling techniques can be adopted to recycle the leakage energy [7] . Transformer volume and weight is another problem that inhibits developing a compact, high power density converter. Thus, while functional, these types of converters do not offer an optimal solution in costsensitive green power supply applications.
Switched-capacitor and switched-inductor converters [14] , [15] provide an alternative method to enlarge the voltage gain without an extreme duty ratio operation. Furthermore, they reduce the voltage stress on the devices. Switched-capacitor technique utilizes capacitor charge transference. However, many switched-capacitor stages are required to achieve a very high conversion ratio; thus, the circuit is typically complex. The major drawback of the switched-inductor technique is the power device voltage stress is equal to the output voltage; again high-voltage rated devices potentially cause significant conduction losses.
Rather than an isolation transformer, a coupled inductor can be used to overcome many of the previously mentioned problems in order to achieve an efficient high-voltage gain operation. In particular, large PWM duty ratios can be avoided by proper coupling inductor turns ratio design. Furthermore, only one magnetic component is required with a simpler winding structure, which reduces the cost, volume, weight, and losses. Various single phase, nonisolated, high step-up converters with coupled inductors and voltage multiplier cells have been proposed to extend the voltage gain, reduce the semiconductor switching voltage stress, and alleviate the output diode reverse recovery problem. However, the input current ripple is particularly large in high-power applications [16] [17] [18] [19] [20] . The leakage energy of the coupled inductor induces a significant voltage stress on the power device, if no method of recycling the energy is adopted. A resistor-capacitor-diode snubber can suppress the device voltage stress, but the leakage energy dissipates within the snubber contributing to the losses. A passive lossless clamp can recycle the leakage energy and reduce the device voltage stress [7] , but most of these converters operate under hard switching PWM techniques [16] , [17] . An active-clamp circuit is usually adopted to replace the passive clamp in order to achieve zero voltage switching (ZVS) for main and clamp switches [18] , [20] .
Interleaving is usually adopted as an effective solution in high-power applications to reduce the passive component size, increase the power level, minimize the current ripple, improve the transient response, and realize thermal distribution. Various interleaved converters with passive lossless clamps, or active clamps, have been proposed [21] [22] [23] [24] [25] [26] [27] . An interleaved active clamp coupled inductor-based flyback-forward converter is proposed in [26] . In this topology, all the active switches achieve a ZVS operation and the switching losses are significantly reduced due to the existence of parallel capacitors C s1 and C s2 . The voltage stress across the semiconductor devices is also reduced. However, to achieve large voltage conversion ratios, a higher coupling inductor turns ratio is required. The greater this turns ratio is, the greater the copper losses and the leakage inductance of the coupled inductor.
In this paper, a new ZVS interleaved, nonisolated, high step-up boost converter with an active-clamping circuit is proposed. The circuit topology is shown in Fig. 1 . The converter uses two coupled inductors in both forward and flyback modes and a switched capacitor to achieve high conversion ratio. Interleaving is adopted on the primary side to share the input current and cancel the current ripple of the coupled inductors and reduce the switch conduction losses. Importantly, a low turns ratio can be employed to achieve high conversion ratios, which reduces the copper losses and leakage inductance of the coupled inductor. The secondary windings of the coupled inductor are connected in series to achieve winding coupled configuration and sustain the high voltage at the output. Furthermore, the voltage stress of the active switches and diodes is reduced. Using active clamping, ZVS is achieved for all the switches. The diode reverse recovery problem is alleviated for all the diodes, hence switching losses are further reduced yielding an efficient green power supply solution. 
II. PROPOSED CONVERTER AND ITS STEADY-STATE ANALYSIS

A. Circuit Configuration and Description
B. Steady-State Operational Analysis
The proposed converter is designed to operate in a continuous conduction mode, the duty cycle D of the main switches S 1 and S 2 is the same and phase shifted 180°. During a steadystate operation, the duty cycle is higher than 0.5. The gate signal of the clamp switches S C1 and S C2 is complimentary to their corresponding main switches S 1 and S 2 . The steadystate theoretical waveform of the converter is shown in Fig. 2 . There are sixteen modes of operation in one switching cycle. The equivalent circuits corresponding to each mode are shown in Fig. 3 . In order to simplify the analysis, the leakage inductances L L K 1 and L L K 2 were reflected from primary to the secondary side as an equivalent leakage inductance and denoted by L K . (1) and (2) . The load is supplied by the energy stored in the output capacitor 
2) Mode 2 [t 1 -t 2 ] [Fig. 3(b)]:
The main switch S 1 turns OFF at time t 1 , the drain-source voltage increases linearly, due to parallel capacitor C S1 , the main switch S 1 turns OFF with ZVS. The magnetizing inductor current is high and requires very short time to charge the capacitor C S1 . The equivalent leakage inductance current I Lk rises linearly
3) Mode 3 [t 2 -t 3 ] [Fig. 3(c)]:
At time t 2 , the drain-source voltage of main switch S 1 started to be slightly higher than the clamp capacitor voltage V Cc1 , and the drain-source voltage of the clamping switch S C1 reduces to zero, which causes the antiparallel diode to conduct. The magnetizing inductor current is commutated to the antiparallel diode, and current begins to flow through to clamping capacitor C c1 , since it is much larger than C s1 . The voltage of the main switch S 1 is clamped to the voltage of C c1
4) Mode 4 [t 3 -t 4 ] [Fig. 3(d)]:
The output diode starts conducting at t 3 , and the energy is transferred to the load. Consequently, the coupled inductor L 1 acts as a filter inductor and L 2 acts as a transformer. The secondary windings of the coupled inductors and the switched capacitor C m serve as voltage sources that enlarge the voltage gain. The rate of change of current through the output diode is controlled by the equivalent leakage inductance L K . The input voltage still charges the magnetizing inductor L m2 linearly. During this stage
where N is defined as the turns ratio of the coupled inductor n 2 /n 1 .
5) Mode 5 [t 4 -t 5 ] [Fig. 3(e)]:
The gate signal of S C1 can be applied at t 4 , since its antiparallel diode is conducting. The clamp switch S C1 turns ON with ZVS, and the energy stored in the magnetizing inductor current continues to flow to the clamping capacitor C c1 . Fig. 3(f) ]: At time t 5 , S C1 turns OFF, and the clamp circuit is, therefore, disconnected. The voltage of the parallel capacitor C S1 decreases, while that of the clamp switch S C1 increases from zero at the same rate. Therefore, the clamp switch S C1 turns OFF with ZVS. The equivalent leakage inductor current i Lk reaches its peak and starts to linearly decrease at the end of this mode.
6) Mode 6 [t 5 -t 6 ] [
7) Mode 7 [t 6 -t 7 ] [Fig. 3(g)]:
At t 6 , the voltage across C s1 reduces to zero, and its antiparallel diode begins to conduct. The output diode current decreases linearly, and the current falling rate is controlled by the leakage inductance L L K 1 . Fig. 3(a) .
10) Mode 10 [t 9 -t 10 ] [Fig. 3(j)]:
The main switch S 2 turns OFF at t 9 . The parallel capacitor C S2 is then charged by the magnetizing current of i Lm2 . Due to parallel capacitor C S2 , the main switch S 2 turns OFF with ZVS. Fig. 3(k) ]: At t 10 , the drainsource voltage of the main switch S 2 reaches the clamp capacitor voltage V Cc2 , the current through the main switch S 2 is commutated to the antiparallel diode of clamp switch S C2 , and S C2 begins to conduct. The main switch voltage S 2 is clamped to the clamp capacitor voltage.
11) Mode 11 [t 10 -t 11 ] [
12) Mode 12 [t 11 -t 12 ] [Fig. 3(l)]:
At t 11 , the regenerative diode begins to conduct. As a result, the coupled inductor L 1 works as a filter inductor and L 2 works as a transformer, and thus, the switched capacitor is C m charged. The magnetizing inductor L m1 is still charged by the input voltage.
13) Mode 13 [t 12 -t 13 ] [Fig. 3(m)]:
The turn ON gate signal to S C2 is applied at t 12 to implement ZVS, while the antiparallel diode is conducting.
14) Mode 14 [t 13 -t 14 ] [Fig. 3(n)]:
The clamp switch S C2 turns OFF at t 13 . The active-clamp circuit is disconnected. Due to the parallel capacitor C S2 , the clamp switch S C2 turns OFF under ZVS conditions.
15) Mode 15 [t 14 -t 15 ] [Fig. 3(o)]:
At t 14 , the parallel capacitor of main switch S 2 is discharged by the coupled inductor primary current and the reflected leakage inductor current. Therefore, its antiparallel diode starts conducting.
16) Mode 16 [t 15 -t 16 ] [Fig. 3(p)]:
The turn ON gate signal to S 2 is applied at t 15 to implement ZVS conditions, while its antiparallel diode is conducting. At the end of this mode, the equivalent leakage inductor current decreases to zero and the regenerative diode turns OFF with ZCS conditions. A new switching cycle then ensues in similar fashion.
III. STEADY-STATE CONVERTER ANALYSIS
A. Voltage Gain
Under ideal condition, the coupled inductors are assumed to be perfectly coupled and the leakage inductance is considered to be zero. The power switches are lossless with zero conduction voltage drops; all the capacitors voltages are assumed to be constant. The parallel capacitors are ignored. Hence, the voltage on the main and clamp switches is equal to those on the clamp capacitors. They are denoted by
During the interval in which main switch S 1 is OFF and main switch S 2 is ON, the energy is delivered to the load and the output voltage, and can be expressed as
Applying volt-second balance on the equivalent leakage inductance during modes [2] [3] [4] [5] [6] [7] [8] , the voltage across the switched capacitor is derived as
From (7)- (9), the ideal voltage gain is given by
From (10), it is obvious that a high conversion ratio can be obtained without an extreme duty cycle operation. Two degrees of freedom exist to enlarge the voltage gain (duty cycle and coupled inductor turns ratio). These features make the converter suitable in high step-up applications. However, the inherent leakage inductance of the coupled inductors is responsible for achieving the ZVS of both main and clamp switches and control the current falling rate of the regenerative and output diodes. The leakage inductance should not be ignored, once it is considered that the voltage gain can be derived. In Fig. 2 , a parameter D is defined as the time interval (t 5 -t 8 ), which represents the time it takes the equivalent leakage inductor current to fall from its peak value to zero. Using this parameter and applying the volt-second balance equation to the equivalent leakage inductor L K during the interval (t 3 -t 8 ) gives
From (7), (9), and (11), the voltage gain is derived as
Using the slope of the equivalent leakage inductor current waveform in Fig. 2 , the peak value of the regenerative and output diode currents can be expressed as
where T s is the switching period. The average value of the output current is the same with the average value of the diode currents, and the peak diode current can be denoted by
From (7), (9), and (12)- (14), the parameter D is derived as
From (12) and (15), the voltage gain is derived as
where
Q is the parameter that represents the effect of equivalent leakage inductance and R O is the load resistance. Once the leakage inductance is zero, (16) is exactly the same with (10). From (16), the relationship between Q and N as a function of a duty ratio D is shown in Fig. 4 . 
B. Voltage Stress Analysis
The voltage stress of the main and clamp switches of the converter is the same and is derived in (7) by neglecting the voltage ripple on the clamp capacitors. The voltage stress related to the output voltage is given by
The voltage stress of the diodes is equal to the output voltage and expressed as
C. ZVS Soft Switching Performance
The ZVS turn ON and turn OFF are due to the existence of the clamp circuit and parallel capacitors C s1 and C s2 . To ensure ZVS of the main switches, the drain-source voltage of S 1 should be decreased to zero before turn ON gate signal is applied. It can be seen from Fig. 3(h) that the parallel capacitor C S1 is discharged by coupled inductor primary current I L1a at time t 7 to ensure ZVS of the main switch (19) should be satisfied
The coupled inductor primary current I L1a is the difference between the equivalent leakage inductor current and the magnetizing inductor current, which is derived as
The peak value of the equivalent leakage inductor current is derived in (6) . And the magnetizing inductor current at time (t 7 ) is given by
From (6), (20) , and (21), the coupled inductor primary current is obtained as
where (19) and (22), the ZVS range of the main switch as a function of input voltage and output power can be obtained.
IV. DESIGN CONSIDERATIONS
A. Coupled Inductor Turns Ratio Design
The main design step is to select the proper turns ratio that will allow low-voltage rated devices to be used. The coupled inductors turns ratio is obtained from (10) , once the duty cycle is chosen and is given by
B. Leakage Inductance Design
The leakage inductance is designed to ensure ZVS of the main and clamp switches and to limit the current falling rate of output and regenerative diodes. It is derived from (16) and expressed as
By assuming that all the coupled inductances have the same leakage inductance, each coupled inductor leakage inductance reflected to the primary side is
C. Magnetizing Inductor Design
A good criterion for designing the magnetizing inductance is to maintain the continuous inductor current mode and set an acceptable current ripple in the magnetizing inductor such that
where I Lm is the magnetizing inductor current ripple.
D. Clamp and Switched-Capacitor Design
The voltage ripple is the main consideration in designing the clamp and switched capacitors. To suppress the voltage spikes of the main switch and avoid resonant ringing, the clamp capacitor can be chosen from
The switched capacitor serves as a voltage source in the converter. During steady state, the capacitor stores half of the 
where V Cc and V Cm are the voltage ripple of the clamp and switched capacitors, respectively.
V. EXPERIMENTAL VALIDATION
To validate the theoretical analysis, a 500 W prototype is built and tested. The parameters of the converter along with the component ratings are shown in Table I . The experimental results are shown in Fig. 5 under full load condition with V in = 12 V. Fig. 5(a) shows the input current and primary current of two coupled inductors, thus illustrating the interleaving effect, although the primary current ripple is large, but the input current ripple is small. Fig. 5(b) shows the ZVS of the main switch S 1 and the clamp switch S C1 ; similarly, the ZVS performance of the main switch S 2 and the corresponding clamp switch S C2 is shown in Fig. 5(c) . It can be seen that both the devices are switched with a ZVS operation. Fig. 5(d) shows the clamp circuit performance, when either of the main switches turn OFF; the current starts to flow through the corresponding clamp switch to the clamp capacitor. The drain-source voltage of the main switch is then clamped to that of the clamp capacitor and the voltage spikes of the leakage inductance are suppressed. The clamp capacitor current and voltage waveforms are shown in Fig. 5(e) . It can be seen that the clamp capacitor voltage stress is the same for all the active devices. Fig. 5(f) shows the regenerative and output diode current and voltage waveforms. It can be seen that both the diodes softly turn OFF with ZCS leading to the alleviation of the reverse recovery related losses. The voltage stresses of the diodes are equal to the output voltage. It is worth mentioning that the duty ratio of the converter is 0.7, which shows the impact of proper turns ratio design. Importantly, the results are consistent with the theoretical analysis. Fig. 6 demonstrates the closed loop transient and steady-state performance of the converter. Here, a step change in load resistance is applied, causing a step increment in output power from 100 to 500 W and vice versa. The results clearly show that the desired output voltage is well regulated with a zero steady-state error. Likewise, at the point of load change, the transient characteristics are well within acceptable limits for a converter of this type; the output voltage peak overshoot is <5% and the settling time is ∼0.02 μs. Fig. 7 shows the measured efficiency of the prototype converter corresponding to different loads to the circuit.
A maximum efficiency of 96.8% is recorded at 150 W and the lowest efficiency is 91.2% at 500 W. The computed Euro efficiency (an averaged operating efficiency over a yearly power distribution corresponding to middle-Europe climate) of the converter is 94.46%. Based on the experimental nature of the prototype converter, in which printed circuit board design compromises are necessary to demonstrate the full switching operation of the circuit, further efficiency improvement should be possible in a production ready circuit. It is also worth mentioning that careful attention to the design of the coupling inductor is a key to achieve optimum circuit performance; higher efficiency and excellent coupling between the windings are essential to reduce the duty cycle loss caused by the leakage inductance, which degrade the efficiency.
VI. CONCLUSION
This paper presents a new interleaved, nonisolated, ZVS converter based around a winding coupled inductor approach. The circuit is specifically designed for high-voltage gain applications, which are increasingly becoming more widespread. In an era of energy conservation and a requirement for green credentials, the power converter topology minimizes conduction and switching losses, recycles leakage energy from the coupled inductor, and reduces the voltage stress across semiconductor devices. This paper presents a full analysis of the circuit's principle of operation. Experimental results from a 500 W, 10× voltage gain, prototype dc-dc converter validate the proposed theory.
Importantly, the results demonstrate that the circuit is capable of achieving excellent output voltage regulation, a rapid transient response to step load changes, and achieves highefficiency operation over a wide range of load conditions. Unlike many other solutions, the proposed circuit does not require extreme PWM modulation signals to achieve high boost ratios. Such characteristics make the proposed power converter a strong candidate in many emerging dc-dc power supply applications.
